? 2000 fairchild semiconductor corporation ds006223 www.fairchildsemi.com april 1984 revised february 2000 dm74als534 octal d-type edge-triggered flip-flop with 3-state outputs dm74als534 octal d-type edge-triggered flip-flop with 3-state outputs general description these 8-bit registers feature totem-pole 3-state outputs designed specifically for driving highly-capacitive or rela- tively low-impedance loads. the high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for inter- face or pull-up components. they are particularly attractive for implementing buffer registers, i/o ports, bidirectional bus drivers, and working registers. the eight flip-flops of the dm74als534 are edge-triggered inverting d-type flip-flops. on the positive transition of the clock, the q outputs will be set to the complement of the logic states that were set up at the d inputs. a buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. in the high-imped- ance state the outputs neither load nor drive the bus lines significantly. the output control does not affect the internal operation of the flip-flops. that is, the old data can be retained or new data can be entered even while the outputs are off. features n switching specifications at 50 pf n switching specifications guaranteed over full tempera- ture and v cc range n advanced oxide-isolated, ion-implanted schottky ttl process n 3-state buffer-type outputs drive bus lines directly ordering code: devices also available in tape and reel. specify by appending the suffix letter x to the ordering code. connection diagram order number package number package description DM74ALS534WM m20b 20-lead small outline integrated circuit (soic), jedec ms-013, 0.300 wide dm74als534n n20a 20-lead plastic dual-in-line package (pdip), jedec ms-001, 0.300 wide
www.fairchildsemi.com 2 dm74als534 function table l = low state h = high state x = don't care - = positive edge transition z = high impedance state q 0 = previous condition of q logic diagram output clock d output control q l - hl l - lh llxq 0 hxxz
3 www.fairchildsemi.com dm74als534 absolute maximum ratings (note 1) note 1: the absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed. the device should not be operated at these limits. the parametric values defined in the electrical characteristics tables are not guaranteed at the absolute maximum ratings. the recommended operating conditions table will define the conditions for actual device operation. recommended operating conditions note 2: the ( - ) arrow indicates the positive edge of the clock is used for reference. electrical characteristics over recommended operating free air temperature range. all typical values are measured at v cc = 5v, t a = 25 c. supply voltage 7v input voltage 7v voltage applied to disabled output 5.5v operating free air temperature range 0 c to + 70 c storage temperature range - 65 c to + 150 c typical q ja n package 57.0 c m package 76.0 c symbol parameter min nom max units v cc supply voltage 4.5 5 5.5 v v ih high level input voltage 2 v v il low level input voltage 0.8 v i oh high level output current - 2.6 ma i ol low level output current 24 ma f clock clock frequency 0 35 mhz t w width of clock pulse high 14 ns low 14 ns t su data setup time (note 2) 10 - ns t h data hold time (note 2) 0 - ns t a free air operating temperature 70 c symbol parameter conditions min typ max units v ik input clamp voltage v cc = 4.5v, i i = - 18 ma - 1.5 v v oh high level v cc = 4.5v i oh = max 2.4 3.2 v output voltage v cc = 4.5v to 5.5v v cc - 2v i oh = - 400 m a v ol low level v cc = 4.5v i ol = 12 ma 0.25 0.4 v output voltage i ol = 24 ma 0.35 0.5 v i i input current at maximum v cc = 5.5v, v ih = 7v 0.1 ma input voltage i ih high level input current v cc = 5.5v, v ih = 2.7v 20 m a i il low level v cc = 5.5v, v il = 0.4v all others - 0.2 ma input current clk, oc - 0.1 i o output drive current v cc = 5.5v v o = 2.25v - 30 - 112 ma i ozh off-state output current v cc = 5.5v 20 m a high level voltage applied v o = 2.7v i ozl off-state output current v cc = 5.5v - 20 m a low level voltage applied v o = 0.4v i cc supply current v cc = 5.5v outputs high 11 19 ma outputs open outputs low 19 28 ma outputs disabled 20 31 ma
www.fairchildsemi.com 4 dm74als534 switching characteristics over recommended operating free air temperature range symbol parameter conditions from to min max units f max maximum clock frequency v cc = 4.5v to 5.5v 35 mhz t plh propagation delay time r l = 500 w clock any q 312ns low-to-high level output c l = 50 pf t phl propagation delay time clock any q 516ns high-to-low level output t pzh output enable time output any q 517ns to high level output control t pzl output enable time output any q 7 18 ns to low level output control t phz output disable time output any q 210ns from high level output control t plz output disable time output any q 214ns from low level output control
5 www.fairchildsemi.com dm74als534 physical dimensions inches (millimeters) unless otherwise noted 20-lead small outline integrated circuit (soic), jedec ms-013, 0.300 wide package number m20b
www.fairchildsemi.com 6 dm74als534 octal d-type edge-triggered flip-flop with 3-state outputs physical dimensions inches (millimeters) unless otherwise noted (continued) 20-lead plastic dual-in-line package (pdip), jedec ms-001, 0.300 wide package number n20a fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and fairchild reserves the right at any time without notice to change said circuitry and specifications. life support policy fairchilds products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of fairchild semiconductor corporation. as used herein: 1. life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be rea- sonably expected to result in a significant injury to the user. 2. a critical component in any component of a life support device or system whose failure to perform can be rea- sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com
|
